Abstract
I. INTRODUCTION
The Schmitt trigger circuit is widely used in analog and digital circuit as wave shaping circuit to solve the noise problem. Beside that this circuit is widely design in various styles in order to drive the load with fast switching, low power dissipation and low-supply voltage, especially for the high capacitive load problem [1] .
Figure 1. The Conventional Schmitt Trigger
Conventional Schmitt Trigger is shown in Figure 1 and the detail design is presented in [2] where the switching thresholds are dependent on the ratio of NMOS and PMOS. However, this circuit will exhibit racing phenomena after the transition starts. Therefore in this paper, we proposed CMOS Schmitt Trigger circuit which is capable to operate in low voltages (0.8V-1.5V) at high capacitance, less propagation delay and stable hysteresis width.
II. CIRCUIT DESCRIPTION

Figure 2. The Proposed Schmitt Trigger
The proposed Schmitt Trigger [3] is shown in Figure 2 and is categorized into two parts which is Part 1 and Part 2. Similarly to Conventional Schmitt Trigger, the proposed circuit is formed by a combination of two subcircuits, P sub-circuit (which consist of P 1 , P 2 and P 3 ) and N sub-circuit (which consist of N 1 , N 2 and N 3 ). There is no direct connection between the source voltage and ground as P sub-circuit is connected to the path between the source voltage and output while the N sub-circuit is connected between the path of output and ground. Therefore, there is no static power consumption due to no direct path between source voltage and ground.
Part 1 of the proposed circuit forms a NAND gate is designed according to De Morgan's Theorem. Two PMOS (P 1 and P 2 ) are formed by a parallel connection while two NMOS (N 1 and N 2 ) are formed by a series connection. By designing the PMOS in parallel, the resistance of the P sub-circuit will be reduced by halves.
Thus, the propagation delay can be reduced as shown in equation (1).
It is preferably to reduce PMOS delay because delay is more concentrated to PMOS due to high mobility of PMOS compare to NMOS. Part 2 of the Proposed Schmitt Trigger consists of a PMOS, (P 3 ) and a NMOS, (N 3 ) where both the MOSFET is directly connected through the gate terminal of each. The P 3 act as a pull up while the N 3 act as a pull down for the output at each case. The sizings of the transistor are set by locating the minimum component path of each sub-circuit. Each of the transistors is sized accordingly to their arrangement. For transistors that are in series, they are scaled by factor of 2 each while transistors in parallel are scaled by a factor of 1 each. The PMOS and NMOS ratio is set according to equation 2 with the effective length, m L eff
It is recommended to widen the PMOS transistor to allow the resistance matches the pull down NMOS device. Typically, 5 . 3 3 → = r [4] . Therefore, the ratio is set to be three to maximize the noise margin and to create a circuit with symmetrical voltage-transfer characteristic (VTC). By increasing the width of PMOS, it moves the switching threshold voltage towards V DD , which makes the hysteresis width more rectangles which are desirable in a Schmitt Trigger design.
When the input is low, only the P sub-circuit will be considered and causes the output to be high (equal to V DD ). During this condition, both P 1 and P 2 are on, but P 3 is off 
A. Propagation delay
The delay times of these circuits are measured as the average of the response time of the gate for positive and negative output transition for a square input waveform at 1GHz. As shown in Figure 3 , the propagation delay will reduce when the source voltage is increased. At lower source voltage (< 1.2V) and lower load capacitance (< 0.015pF), the 3 rd Design has higher performance compared to the other two design. However, at higher supply voltage and larger load capacitance, the 1 st Design gives better performances. The increasing of PMOS widths in 2 nd and 3 rd Design will improves t PLH but will degrades t PHL at the same time due to the increase of parasitic capacitance. This parasitic capacitance will be added into load capacitance and together will degrades the performance of the two designs. Figure 4 show that the increasing of load capacitance will increase the hysteresis width (in small amount) for all three designs. Thus, the three designs are said to be stable at variation of load capacitance.
B. Hysteresis width
rd Design has the highest hysteresis width followed by 2 nd and 1 st Design. While at V DD > 0.8V, the 2 nd Design has the widest hysteresis width and followed by 3 rd and 1 st Design. The decreased of hysteresis width for 1 st and 3 rd Design shows that the gap between the high-and low-threshold voltage is reduced as the source voltage increases. All the designs give a few mV hysteresis width, thus it is neither too wide nor too small for a Schmitt Trigger.
C. Energy-delay product
The Energy-Delay Product (EDP) is measured using equation (3) and theoretically EDP is directly proportional to Power-Delay Product (PDP) and propagation delay.
(3) Figure 5 shows that as load capacitance increases, the EDP also increases. The Proposed circuit give less EDP as low voltages (<1.2V) and low load capacitance (<0.015pF) due to less delay as discussed in section A. While at higher voltages (>1.0V) and high load capacitance (>0.010pF), the 1 st Design gives the less EDP. As for the 2 nd Design, it gives the highest EDP and thus is not preferably in a Schmitt Trigger.
IV. CONCLUSION
A new proposed CMOS Schmitt Trigger is presented which is capable to function under low voltages as much as 0.8V. The hysteresis width is clear and less sensitive to the variation of load capacitance and source voltages. Besides that, the proposed circuit gives less delay and Energy-Delay Product at low source voltage (< 1.2V) and low capacitance (<0.015pF). 
